SYSTEMCODESIGNER - An Automatic ESL Synthesis Approach by Design Space Exploration and Behavioral Synthesis for Streaming Applications

Keinert J, Streubühr M, Schlichter T, Falk J, Gladigau J, Teich J, Haubelt C, Meredith M (2009)

Publication Type: Journal article, Original article

Publication year: 2009

Journal

Publisher: Association for Computing Machinery (ACM)

Book Volume: 14

Pages Range: 1-23

Article Number: 1

Journal Issue: 1

DOI: 10.1145/1455229.1455230

Abstract

With increasing design complexity, the gap from ESL (Electronic System Level) design to RTL synthesis becomes more and more crucial to many industrial projects. Although several behavioral synthesis tools exist to automatically generate synthesizable RTL code from C/C based input descriptions and software generation for embedded processors is automated as well, an efficient ESL synthesis methodology combining both is still missing. This article presents SystemCoDesigner, a novel SystemC-based ESL tool to automatically optimize a hardware/software SoC (System on Chip) implementation with respect to several objectives. Starting from a SystemC behavioral model, SystemCoDesigner automatically extracts the mathematical model, performs a behavioral synthesis step, and explores the multiobjective design space using state-of-the-art multiobjective optimization algorithms. During design space exploration, a single design point is evaluated by simulating highly accurate performance models, which are automatically generated from the SystemC behavioral model and the behavioral synthesis results. Moreover, SystemCoDesigner permits the automatic generation of bit streams for FPGA targets from any previously optimized SoC implementation. Thus SystemCoDesigner is the first fully automated ESL synthesis tool providing a correct-by- construction generation of hardware/software SoC implementations. As a case study, a model of a Motion-JPEG decoder was automatically optimized and implemented using SystemCoDesigner. Several synthesized SoC variants based on this model show different tradeoffs between required hardware costs and achieved system throughput, ranging from software-only solutions to pure hardware implementations that reach real-time performance for QCIF streams on a 50MHz FPGA. © 2009 ACM.

Authors with CRIS profile

Related research project(s)

Involved external institutions

Forte Design Systems United States (USA) (US)

How to cite

APA:

Keinert, J., Streubühr, M., Schlichter, T., Falk, J., Gladigau, J., Teich, J.,... Meredith, M. (2009). SYSTEMCODESIGNER - An Automatic ESL Synthesis Approach by Design Space Exploration and Behavioral Synthesis for Streaming Applications. ACM Transactions on Design Automation of Electronic Systems, 14(1), 1-23. https://doi.org/10.1145/1455229.1455230

MLA:

Keinert, Joachim, et al. "SYSTEMCODESIGNER - An Automatic ESL Synthesis Approach by Design Space Exploration and Behavioral Synthesis for Streaming Applications." ACM Transactions on Design Automation of Electronic Systems 14.1 (2009): 1-23.

BibTeX: Download