Easwaran SN, Chellamuthu S, Venugopal SK, Weigel R (2017)
Publication Language: English
Publication Type: Journal article
Publication year: 2017
DOI: 10.1109/TCSII.2017.2660525
In Systems on Chip (SOC) there are Multiple Supply Voltage designs where a module is powered by several supply rails. For example these rails are at 40V, 5V and 3.3V. A safe biasing scheme is needed to ensure no tri-stated biasing conditions can exist, which can result in unintended activation of the power stages or output drivers leading to high currents. It is shown here a safe biasing scheme can be implemented under any power sequencing scheme in Multiple Supply Voltage designs by exploiting the voltage and current selector topologies. This circuit was implemented in a 40V, 0.35μm, BiCMOS process on a 4 channel airbag squib driver IC. The fabricated circuit’s quiescent current is less than 5mA even if the on chip junction temperature is 175ºC and for various fault conditions that can occur in a multiple power supply domain.
APA:
Easwaran, S.N., Chellamuthu, S., Venugopal, S.K., & Weigel, R. (2017). Voltage and Current Selector Based Biasing Topology for Multiple Supply Voltage Circuits. IEEE Transactions on Circuits and Systems II: Express Briefs. https://doi.org/10.1109/TCSII.2017.2660525
MLA:
Easwaran, Sri Navaneethakrishnan, et al. "Voltage and Current Selector Based Biasing Topology for Multiple Supply Voltage Circuits." IEEE Transactions on Circuits and Systems II: Express Briefs (2017).
BibTeX: Download