Lehrstuhl für Informatik 12 (Hardware-Software-Co-Design)


Beschreibung:

Die Forschungsgebiete des Lehrstuhls umfassen alle Aspekte des systematischen Entwurfs (CAD) eingebetteter Systeme, speziell die Arbeitsgebiete Ablaufplanung (Scheduling), Entwurfsraumexploration, Simulation, Synthese und Codegenerierung. Untersucht werden innovative, adaptive und massiv parallele Rechnerstrukturen, sowie Spezial- und Multiprozessoren und deren Programmierung, als auch die Entwicklung von Methoden und Werkzeugen wie Simulatoren, Compiler und Prototypen. Einen weiteren Schwerpunkt bilden diskrete Optimierungsmethoden, insbesondere lokale und globale Suchverfahren, lineare Programmierung, Mehrzieloptimierungsverfahren und deren Anwendung im Kontext der optimalen Auslegung technischer Systeme.

Adresse:
Cauerstraße 11
91058 Erlangen



Untergeordnete Organisationseinheiten

Juniorprofessur für Informatik
Professur für Informatik (Effiziente Algorithmen und Kombinatorische Optimierung)


Forschungsbereiche

Architecture and Compiler Design
Effiziente Algorithmen und Kombinatorische Optimierung
Reconfigurable Computing
System-Level Design Automation


Forschungsprojekt(e)

Go to first page Go to previous page 1 von 12 Go to next page Go to last page

SHARE: SHARE at FAU
Prof. Dr.-Ing. Jürgen Teich
(01.08.2018 - 31.07.2020)


(DFG-Schwerpunktprogramm (SPP) 2037 - Skalierbares Datenmanagement für zukünftige Hardware):
ReProVide: Anfrageoptimierung und Daten-nahe Verarbeitung auf Rekonfigurierbaren SoCs für Big-Data-Analyse
Prof. Dr.-Ing. Klaus Meyer-Wegener; Prof. Dr.-Ing. Jürgen Teich; Dr.-Ing. Stefan Wildermann
(28.08.2017 - 31.08.2021)


HighPerMeshes: Domänenspezifische Programmierung und zielplattformbewusste Compiler-Infrastruktur für Algorithmen auf unstrukturierten Gittern
PD Dr.-Ing. Frank Hannig
(01.04.2017 - 31.03.2020)


AConFPGA: Approximate Computing on FPGAs
Prof. Dr.-Ing. Jürgen Teich
(13.03.2017)


(TRR 89: Invasives Rechnen):
TCPA_INT: Integration und Verbindung von eng gekoppelten Prozessorfeldern (T01)
PD Dr.-Ing. Frank Hannig; Prof. Dr.-Ing. Jürgen Teich
(01.03.2017 - 29.02.2020)



Publikationen (Download BibTeX)

Go to first page Go to previous page 1 von 42 Go to next page Go to last page

Qiao, B., Reiche, O., Hannig, F., & Teich, J. (2019). From Loop Fusion to Kernel Fusion: A Domain-specific Approach to Locality Optimization. Washington DC, USA, US.
Smirnov, F., Reimann, F., Teich, J., & Glaß, M. (2018). Automatic Optimization of the VLAN Partitioning in Automotive Communication Networks. (unpublished, Accepted).
Echavarria Gutiérrez, J.A., Schütz, K., Becher, A., Wildermann, S., & Teich, J. (2018). Can Approximate Computing Reduce Power Consumption on FPGAs? In Proceedings of IEEE International Conference on Electronics Circuits and Systems. Bordeaux, FR.
Streit, F.-J., Letras, M., Wildermann, S., Hackenberg, B., Falk, J., Becher, A., & Teich, J. (2018). Model-Based Design Automation of Hardware/Software Co-Designs for Xilinx Zynq PSoCs. In IEEE-Xplore digital library. Cancun, MX.
Falk, J., Neubauer, K., Haubelt, C., Zebelein, C., & Teich, J. (2018). Integrated Modeling Using Finite State Machines and Dataflow Graphs. In Bhattacharyya S., Deprettere E., Leupers R., Takala J. (Eds.), Handbook of Signal Processing Systems. (pp. 825-864). Springer.
Özkan, M.A., Pérard-Gayot, A., Membarth, R., Slusallek, P., Teich, J., & Hannig, F. (2018). A Journey into DSL Design using Generative Programming: FPGA Mapping of Image Border Handling through Refinement. In Proceedings of the Fifth International Workshop on FPGAs for Software Programmers. Dublin, IE: VDE.
Schmitt, C., Kronawitter, S., Hannig, F., Teich, J., & Lengauer, C. (2018). Automating the Development of High-Performance Multigrid Solvers. Proceedings of the IEEE, 106(11), 1969 - 1984. https://dx.doi.org/10.1109/JPROC.2018.2854229
Mitra, T., Teich, J., & Thiele, L. (2018). Guest Editors’ Introduction: Special Issue on Time-Critical Systems Design Part II. IEEE Design and Test of Computers, 35(4), 5 - 6. https://dx.doi.org/10.1109/MDAT.2018.2841769
Ah Sue, J., Hasholzner, R., & Brendel, J. (2018). Improvements in LTE-Advanced Time Series Prediction with Dimensionality Reduction Algorithms. In IEEE (Eds.), Proc. of the IEEE 5G World Forum (pp. 1-10). Santa Clara, CA, US.
Afzal, A., Schmitt, C., Alhaddad, S., Grynko, Y., Teich, J., Förstner, J., & Hannig, F. (2018). Solving Maxwell's Equations with Modern C++ and SYCL: A Case Study. In Proceedings of the 29th Annual IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP) (pp. 49-56). Politecnico di Milano, Milan, IT: IEEE.
Khosravi, F., Borst, M., & Teich, J. (2018). Probabilistic Dominance in Robust Multi-Objective Optimization. In IEEE Congress on Evolutionary Computation (CEC) (pp. 1597-1604). Barra da Tijuca, Rio de Janeiro, BR.
Reiche, O. (2018). A Domain-Specific Language Approach for Designing and Programming Heterogeneous Image Systems (Dissertation).
Richthammer, V., Schwarzer, T., Wildermann, S., Teich, J., & Glaß, M. (2018). Architecture Decomposition in System Synthesis of Heterogeneous Many-Core Systems. San Francisco, CA, US.
Smirnov, F., Reimann, F., Teich, J., Han, Z., & Glaß, M. (2018). Automatic Optimization of Redundant Message Routings in Automotive Networks. In ACM (Eds.), Proceedings of 21st International Workshop on Software and Compilers for Embedded Systems (SCOPES 2018). Sankt Goar, DE.
Kenter, T., Mahale, G., Alhaddad, S., Grynko, Y., Schmitt, C., Afzal, A.,... Plessl, C. (2018). OpenCL-based FPGA Design to Accelerate the Nodal Discontinuous Galerkin Method for Unstructured Meshes. In Proceedings of the 26th IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM). Boulder, CO, USA, US: ACM.
Schmitt, C., Hannig, F., & Teich, J. (2018). A Target Platform Description Language for Parallel Code Generation. In Workshop Proceedings of the 31st GI/ITG International Conference on Architecture of Computing Systems (ARCS) (pp. 59-66). Braunschweig, DE: Berlin: VDE VERLAG GmbH.
Posewsky, T., & Ziener, D. (2018). A Flexible FPGA-based Inference Architecture for Pruned Deep Neural Networks. In Proceedings of the International Conference on Architecture of Computing Systems. Braunschweig, DE.
Fickenscher, J., Schlumberger, J., Hannig, F., Bouzouraa, M.E., & Teich, J. (2018). Cell-based Update Algorithm for Occupancy Grid Maps and new Hybrid Map for ADAS on Embedded GPUs. In IEEE (Eds.), (pp. 443-448). Dresden, Germany, DE: IEEE.
Khosravi, F., Müller, M., Glaß, M., & Teich, J. (2018). Simulation-based Uncertainty Correlation Modeling in Reliability Analysis. Proceedings of the Institution of Mechanical Engineers, Part O: Journal of Risk and Reliability, 232(6), 725-737. https://dx.doi.org/10.1177/1748006X18758720
Fickenscher, J., Hannig, F., Teich, J., & Bouzouraa, M.E. (2018). Base Algorithms of Environment Maps and Efficient Occupancy Grid Mapping on Embedded GPUs. (pp. 298-306). Funchal, Madeira, Portugal, PT: SCITEPRESS.

Zuletzt aktualisiert 2018-14-09 um 12:23