Holzinger P, Reichenbach M (2021)
Publication Type: Journal article
Publication year: 2021
Book Volume: 9
Pages Range: 147212-147236
Due to the ongoing slowdown of Dennard scaling, heterogeneous hardware architectures are inevitable to meet the increasing demand for energy efficient systems. However, one of the most important aspects that shape today's computing landscape is the wide availability of software that can run on any system. Current applications that use accelerators, in contrast, are often especially tailored to a specific hardware setup and therefore not universally deployable. This is particularly true for reconfigurable logic as their internal structure requires the circuits and their integration to be designed as well. This makes them inherently difficult to use and therefore less accessible for a general audience. Nevertheless, their balance of flexibility and efficiency puts reconfigurable accelerators in a unique position between CPUs, GPUs, and ASICs. Therefore, one of the main challenges of future heterogeneous systems is to foster collaborative computing between these vastly different components while still being simple to use. Previous approaches mostly focused on subproblems instead of a holistic view of hardware and software in the context of commonplace usability. This paper analyzes the general demands on a reconfigurable platform and derives their requirements regarding accessibility and security. Hereby, we investigate several key features like hardware virtualization, system shared virtual memory, and the use of wide-spread programming paradigms. Then, we systematically build up such a platform based on the established ROCm GPU framework and its internal HSA standard. This new common HERA methodology is finally also demonstrated as a prototype.
Holzinger, P., & Reichenbach, M. (2021). The HERA Methodology: Reconfigurable Logic in General-Purpose Computing. IEEE Access, 9, 147212-147236. https://dx.doi.org/10.1109/ACCESS.2021.3123874
Holzinger, Philipp, and Marc Reichenbach. "The HERA Methodology: Reconfigurable Logic in General-Purpose Computing." IEEE Access 9 (2021): 147212-147236.