OpenMP for reconfigurable heterogenous architectures (ORKA)

Third Party Funds Group - Sub project


Acronym: ORKA

Start date : 01.11.2017

End date : 31.07.2021

Extension date: 31.12.2023

Website: https://www2.cs.fau.de/research/ORKA/


Project picture

Overall project details

Overall project

OpenMP für rekonfigurierbare heterogene Architekturen

Project details

Scientific Abstract

High-Performance Computing (HPC) is an important component of Europe's capacity for innovation and it is also seen as a building block of the digitization of the European industry. Reconfigurable technologies such as Field Programmable Gate Array (FPGA) modules are gaining in importance due to their energy efficiency, performance, and flexibility.
There is also a trend towards heterogeneous systems with accelerators utilizing FPGAs. The great flexibility of FPGAs allows for a large class of HPC applications to be realized with FPGAs. However, FPGA programming has mainly been reserved for specialists as it is very time consuming. For that reason, the use of FPGAs in areas of scientific HPC is still rare today.
In the HPC environment, there are various programming models for heterogeneous systems offering certain types of accelerators. Common models include OpenCL (http://www.opencl.org), OpenACC (https://www.openacc.org) and OpenMP (https://www.OpenMP.org). These standards, however, are not yet available for the use with FPGAs.

Goals of the ORKA project are:

  1. Development of an OpenMP 4.0 compiler targeting heterogeneous computing platforms with FPGA accelerators in order to simplify the usage of such systems.
  2. Design and implementation of a source-to-source framework transforming C/C++ code with OpenMP 4.0 directives into executable programs utilizing both the host CPU and an FPGA.
  3. Utilization (and improvement) of existing algorithms mapping program code to FPGA hardware.
  4. Development of new (possibly heuristic) methods to optimize programs for inherently parallel architectures.

In 2018, the following important contributions were made:
In 2019, the following significant contributions were achieved:
In 2020, the following significant contributions were achieved:
  • Improvement of the Genetic Optimization.
  • Engineering of a Docker container for reliable reproduction of results.
  • Integration of software components from project partners.
  • Development of a plugin architecture for Low-Level-Platforms.
  • Implementation and integration of two LLP plugin components.
  • Broadening of the accepted subset of OpenMP.
  • Enhancement of the test suite.
In 2021, the following significant contributions were achieved:
  • Enhancement of the benchmark suite.
  • Enhancement of the test suite.
  • Successful project completion with live demo for the project sponsor.
  • Publication of the paper "ORKA-HPC - Practical OpenMP for FPGAs".
  • Release of the source code and the reproduction package.
  • Enhancement of the accepted OpenMP subset with new clauses to control the FPGA related transformations.
  • Improvement of the Genetic Optimization.
  • Comparison of the estimated performance data given by the HLS and the real performance.
  • Synthesis of a linear regression model for performance prediction based on that comparison.
  • Implementation of an infrastructure for the translation of OpenMP reduction clauses.
  • Automated translation of the OpenMP pragma `parallel for` into a parallel FPGA system.
In 2022, the following significant contributions were achieved:
  • Generation and publication of an extensive dataset on HLS area estimates and actual performance.
  • Creation and comparative evaluation of different regression models to predict actual system performance from early (area) estimates.
  • Evaluation of the area estimates generated by the HLS.
  • Publication of the paper “Reducing OpenMP to FPGA Round-trip Times with Predictive Modelling”.
  • Development of a method to detect and remove redundant read operations in FPGA stencil codes based on the polyhedral model.
  • Implementation of the method for ORKA-HPC.
  • Quantitative evaluation of that method to show the strength of the method and to show when to use it.
  • Publication of the paper “Employing Polyhedral Methods to Reduce Data Movement in FPGA Stencil Codes”.
In 2023, the following significant contributions were achieved:
  • Development and implementation of an optimization method for canonical loop shells (e.g. from OpenMP target regions) for FPGA hardware generation using HLS. The core of the method is a loop restructuring based on the polyhedral model that uses loop tiling, pipeline processing, and port widening to avoid unnecessary data transfers from/to the onboard RAM of the FPGA, increase the number of parallel active circuits, maximize data throughput to FPGA board RAM, and hide read/write latencies.
  • Quantitative evaluation of the strengths and application areas of this optimization method using ORKA-HPC.
  • Publication of the method in the conference paper "Employing polyhedral methods to optimize stencils on FPGAs with stencil-specific caches, data reuse, and wide data bursts".
  • Publication of a reproduction package for the optimization method.
  • Presentation of the method at the conference "14th International Workshop on Polyhedral Compilation Techniques" in a half-hour talk.
  • Development of a method for the fully automatic integration of multi-purpose caches into FPGA solutions generated from OpenMP.
  • Evaluation of multi-purpose caches in combination with HLS generated hardware blocks.
  • Publication of the paper "Multipurpose Cacheing to Accelerate OpenMP Target Regions on FPGAs" (Best Paper Award).

Involved:

Contributing FAU Organisations:

Funding Source