Conference contribution


FAU: Fast and Error-Optimized Approximate Adder Units on LUT-Based FPGAs


Publication Details
Author(s): Echavarria Gutiérrez JA, Wildermann S, Becher A, Teich J, Ziener D
Publication year: 2016
Conference Proceedings Title: Proceedings of 2016 International Conference on Field Programmable Technology

Event details
Event: International Conference on Field Programmable Technology, FPT 2016
Event location: Xi'an
Start date of the event: 07/12/2016
End date of the event: 09/12/2016



How to cite
APA: Echavarria Gutiérrez, J.A., Wildermann, S., Becher, A., Teich, J., & Ziener, D. (2016). FAU: Fast and Error-Optimized Approximate Adder Units on LUT-Based FPGAs. In Proceedings of 2016 International Conference on Field Programmable Technology.

MLA: Echavarria Gutiérrez, Jorge Alfonso, et al. "FAU: Fast and Error-Optimized Approximate Adder Units on LUT-Based FPGAs." Proceedings of the International Conference on Field Programmable Technology, FPT 2016, Xi'an 2016.

BibTeX: Download
Share link
Last updated on 2017-03-27 at 03:35
PDF downloaded successfully