Conference contribution
(Original article)


FAU: Fast and Error-Optimized Approximate Adder Units on LUT-Based FPGAs


Publication Details
Author(s): Echavarria Gutiérrez JA, Wildermann S, Becher A, Teich J, Ziener D
Publication year: 2016
Conference Proceedings Title: Proceedings of 2016 International Conference on Field Programmable Technology
Pages range: 213-216

Event details
Event: International Conference on Field Programmable Technology, FPT 2016
Event location: Xi'an
Start date of the event: 07/12/2016
End date of the event: 09/12/2016
Language: English

Abstract

During the design of embedded systems, many design decisions have to be made to trade off between conflicting objectives such as cost, performance, and power. Approximate computing allows to optimize each objective, yet for the sake of accuracy. This means that a functional flaw is allowed to produce an error as long as this is small enough to maintain a feasible operation of the system or guarantee a certain accuracy of the results. In this paper, we propose a new technique for approximate addition optimized for LUT-Based FPGAs with segmented carry chains. Our optimized adder structure is able to a) best exploit artifacts of LUT-Based FPGAs such as unused inputs and b) provide a smaller average error than previously proposed approximate adder structures, as well as c) a reduced critical path delay than dedicated accurate logic in modern FPGAs. We present a novel stochastic error calculus that is able to take into account also non-uniform input distributions and present a detailed comparison of approximate adder structures proposed in literature with our novel LUT-Based approximate arithmetic structure.



How to cite
APA: Echavarria Gutiérrez, J.A., Wildermann, S., Becher, A., Teich, J., & Ziener, D. (2016). FAU: Fast and Error-Optimized Approximate Adder Units on LUT-Based FPGAs. In Proceedings of 2016 International Conference on Field Programmable Technology (pp. 213-216).

MLA: Echavarria Gutiérrez, Jorge Alfonso, et al. "FAU: Fast and Error-Optimized Approximate Adder Units on LUT-Based FPGAs." Proceedings of the International Conference on Field Programmable Technology, FPT 2016, Xi'an 2016. 213-216.

BibTeX: Download
Share link
Last updated on 2017-07-20 at 03:33
PDF downloaded successfully