A co-design approach for fault-tolerant loop execution on Coarse-Grained Reconfigurable Arrays
Author(s): Lari V, Tanase AP, Teich J, Witterauf M, Khosravi F, Hannig F, Meyer B
Publisher: Institute of Electrical and Electronics Engineers Inc.
Publication year: 2015
Conference Proceedings Title: Proceedings of the 2015 NASA/ESA Conference on Adaptive Hardware and Systems
Pages range: 1-8
Event: NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2015
Event location: Montreal
Start date of the event: 15/06/2016
End date of the event: 18/06/2015
We present a co-design approach to establish redundancy schemes such as Dual Modular Redundancy (DMR) and Triple Modular Redundancy (TMR) to a whole region of a processor array for a class of Coarse-Grained Reconfigurable Arrays (CGRAs). The approach is applied to applications with mixed-criticality properties and experiencing varying Soft Error Rates (SERs) due to environmental reasons, e. g., changing altitude. The core idea is to adapt the degree of fault protection for loop programs executing in parallel on a CGRA to the level of reliability required as well as SER profiles. This is realized through claiming neighbor regions of processing elements for the execution of replicated loop nests. First, at the source code level, a compiler transformation is proposed that realizes these replication schemes in two steps: (1) replicate given parallel loop program two or three times for DMR or TMR, respectively, and (2) add appropriate error handling functions (voting or comparison) in order to detect respectively correct any single errors. Then, using the opportunities of hardware/software co-design, we propose optimized implementations of the error handling functions in software as well as in hardware. Finally, experimental results are given for the analysis of reliability gains for each proposed scheme of array replication in dependence of different SERs.
FAU Authors / FAU Editors How to cite
APA: Lari, V., Tanase, A.-P., Teich, J., Witterauf, M., Khosravi, F., Hannig, F., & Meyer, B. (2015). A co-design approach for fault-tolerant loop execution on Coarse-Grained Reconfigurable Arrays. In Proceedings of the 2015 NASA/ESA Conference on Adaptive Hardware and Systems (pp. 1-8). Institute of Electrical and Electronics Engineers Inc..
MLA: Lari, Vahid, et al. "A co-design approach for fault-tolerant loop execution on Coarse-Grained Reconfigurable Arrays." Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2015, Montreal Institute of Electrical and Electronics Engineers Inc., 2015. 1-8.