Conference contribution
(Conference Contribution)


Loop Coarsening in C-based High-Level Synthesis


Publication Details
Author(s): Schmid M, Reiche O, Hannig F, Teich J
Publisher: IEEE
Publication year: 2015
Conference Proceedings Title: Proceedings of the 26th IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP)
Pages range: 166-173
ISBN: 978-1-4799-1925-3

Event details
Event: 26th IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP)
Event location: Toronto
Start date of the event: 27/07/2015
End date of the event: 29/07/2015
Language: English

Abstract

Current tools for High-Level Synthesis (HLS) excel at exploiting Instruction-Level Parallelism (ILP), the support for Data-Level Parallelism (DLP), one of the key advantages of Field Programmable Gate Arrays (FPGAs), is in contrast very limited. This work examines the exploitation of DLP on FPGAs using code generation for C-based HLS of image filters and streaming pipelines, consisting of point and local operators. In addition to well known loop tiling techniques, we propose loop coarsening, which delivers superior performance and scalability. Loop tiling corresponds to splitting an image into separate regions, which are then processed in parallel by replicated accelerators. For data streaming, this also requires the generation of glue logic for the distribution of image data. Conversely, loop coarsening allows to process multiple pixels in parallel, whereby only the kernel operator is replicated within a single accelerator. We augment the FPGA back end of the heterogeneous Domain-Specific Language (DSL) framework HIPAcc by loop coarsening and compare the resulting FPGA accelerators to highly optimized software implementations for Graphics Processing Units (GPUs), all generated from the exact same code base. Moreover, we demonstrate the advantages of code generation for algorithm development by outlining how design space exploration enabled by HIPAcc can yield a more efficient implementation than handcoded VHDL.



How to cite
APA: Schmid, M., Reiche, O., Hannig, F., & Teich, J. (2015). Loop Coarsening in C-based High-Level Synthesis. In Proceedings of the 26th IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP) (pp. 166-173). IEEE.

MLA: Schmid, Moritz, et al. "Loop Coarsening in C-based High-Level Synthesis." Proceedings of the 26th IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP), Toronto IEEE, 2015. 166-173.

BibTeX: Download
Share link
Last updated on 2017-05-29 at 03:04
PDF downloaded successfully