Conference contribution


Loop Program Mapping and Compact Code Generation for Programmable Hardware Accelerators


Publication Details
Author(s): Boppu S, Hannig F, Teich J
Title edited volumes: Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors
Publisher: Institute of Electrical and Electronics Engineers
Publishing place: New York, NY, USA
Publication year: 2013
Conference Proceedings Title: Proc. 24th International Conference on Application-Specific Systems, Architectures and Processors
Pages range: 10-17
ISBN: 978-1-4799-0493-8
ISSN: 1063-6862

Event details
Event: 24th International Conference on Application-Specific Systems, Architectures and Processors (ASAP)
Event location: Washington, DC
Start date of the event: 05/06/2013
End date of the event: 07/06/2013

Abstract

We present a novel design methodology for the mapping of nested loops onto programmable hardware accelerators. Key features of our approach are: (1) Design entry in form of a functional programming language and loop parallelization in the polyhedron model, (2) the underlying accelerator architectures consist of lightweight, tightly-coupled, and programmable processor arrays, which can exploit both loop-level parallelism and instruction-level parallelism, (3) support of zero-overhead looping not only for inner most loops but also for arbitrarily nested loops. We implemented the proposed methodology in a prototype design tool and evaluated selected benchmarks by comparing our code generator with the Trimaran compilation framework. As the results show, our approach can reduce the size of the generated processor codes up to 64% while at the same time achieving a significant higher throughput. © 2013 IEEE.



How to cite
APA: Boppu, S., Hannig, F., & Teich, J. (2013). Loop Program Mapping and Compact Code Generation for Programmable Hardware Accelerators. In Proc. 24th International Conference on Application-Specific Systems, Architectures and Processors (pp. 10-17). Washington, DC, US: New York, NY, USA: Institute of Electrical and Electronics Engineers.

MLA: Boppu, Srinivas, Frank Hannig, and Jürgen Teich. "Loop Program Mapping and Compact Code Generation for Programmable Hardware Accelerators." Proceedings of the 24th International Conference on Application-Specific Systems, Architectures and Processors (ASAP), Washington, DC New York, NY, USA: Institute of Electrical and Electronics Engineers, 2013. 10-17.

BibTeX: Download
Share link
Last updated on 2017-11-19 at 01:52
PDF downloaded successfully