Journal article


Concepts for run-time and error-resilient control flow checking of embedded RISC CPUs


Publication Details
Author(s): Ziener D, Teich J
Publisher: Inderscience Enterprises Ltd
Publication year: 2009
Volume: 2
Journal issue: 3
Pages range: 256-275
ISSN: 1754-8632
eISSN: 1754-8640

Abstract

In this paper, we introduce new concepts and methods for checking the correctness of control flow instructions (CFI) issued during the execution of programs for embedded RISC CPUs. Our proposed methodology is able to detect at run-time any error of illegal or faulty direct jump and branch instruction as well as call and return form subroutine for a given program code. Furthermore, two different hardware concepts and implementations of generic control flow (CF) checker units which may be tightly attached to a given CPU are proposed. These implementations can detect and even avoid the execution of faulty CFI at very low area and usually no latency penalty. Other benefits of this novel approach are that the application code must not be changed or augmented by signatures or additional instructions at all. The presented approach is, thus, completely transparent to the program developer. Copyright © 2009 Inderscience Enterprises Ltd.



How to cite
APA: Ziener, D., & Teich, J. (2009). Concepts for run-time and error-resilient control flow checking of embedded RISC CPUs. International Journal of Autonomous and Adaptive Communications Systems, 2(3), 256-275. https://dx.doi.org/10.1504/IJAACS.2009.026785

MLA: Ziener, Daniel, and Jürgen Teich. "Concepts for run-time and error-resilient control flow checking of embedded RISC CPUs." International Journal of Autonomous and Adaptive Communications Systems 2.3 (2009): 256-275.

BibTeX: Download
Share link
Last updated on 2017-09-24 at 02:42
PDF downloaded successfully