A Full D-band Multi-Gbit RF-DAC in 90 nm SiGe BiCMOS based on Passive Vector Aggregation

Maiwald T, Visweswaran A, Aufinger K, Weigel R (2022)

Publication Type: Conference contribution

Publication year: 2022

Publisher: Institute of Electrical and Electronics Engineers Inc.

Pages Range: 449-452

Conference Proceedings Title: ESSCIRC 2022 - IEEE 48th European Solid State Circuits Conference, Proceedings

Event location: Milan IT

ISBN: 9781665484947

DOI: 10.1109/ESSCIRC55480.2022.9911462

Abstract

This paper presents the first fully integrated RF-DAC for realizing and passively scaling QPSK-signals for generating higher-order modulations over the entire D-band (110-170 GHz). Vector-symbol generation in the RF-DAC is accomplished via compact distributed passives on chip. In this modulator architecture, a sinusoidal local-oscillator (LO) signal is split and weighted by a backward-wave directional coupler to meet length requirements for a complex-valued RF-signal scaling vector. QPSK vector-modulation is then accomplished with a Lange Coupler, two Marchand baluns and a switch octet operating on four LO phases (0°, 90°, 180° and 270°), which is driven directly with the data streams. Higher-order modulation schemes are subsequently created by summing RF outputs of individual QPSK unit cells. A 16-QAM modulator, based on two-way summing, prototyped in Infineon's advanced 90 nm SiGe BiCMOS technology demonstrating a datarate of 6.4 Gbps with a measured EVM of <8% over the entire D-band. Simulations show a maximum datarate of 60 Gbps, however, the measured datarate is currently limited by the test setup comprising an in-house low-cost FPGA clocked at 1.6 GHz. The chip consumes 120 mW from a 2.1 V supply and occupies 0.36 mm2 of core area.

Authors with CRIS profile

Tim Maiwald Lehrstuhl für Technische Elektronik Robert Weigel Lehrstuhl für Technische Elektronik

Involved external institutions

Interuniversity Microelectronics Centre (imec) BE Belgium (BE) Infineon Technologies AG DE Germany (DE)

How to cite

APA:

Maiwald, T., Visweswaran, A., Aufinger, K., & Weigel, R. (2022). A Full D-band Multi-Gbit RF-DAC in 90 nm SiGe BiCMOS based on Passive Vector Aggregation. In ESSCIRC 2022 - IEEE 48th European Solid State Circuits Conference, Proceedings (pp. 449-452). Milan, IT: Institute of Electrical and Electronics Engineers Inc..

MLA:

Maiwald, Tim, et al. "A Full D-band Multi-Gbit RF-DAC in 90 nm SiGe BiCMOS based on Passive Vector Aggregation." Proceedings of the 48th IEEE European Solid State Circuits Conference, ESSCIRC 2022, Milan Institute of Electrical and Electronics Engineers Inc., 2022. 449-452.

BibTeX: Download