Symbolic voter placement for dependability-aware system synthesis

Beitrag bei einer Tagung
(Konferenzbeitrag)


Details zur Publikation

Autorinnen und Autoren: Reimann F, Glaß M, Lukasiewycz M, Keinert J, Haubelt C, Teich J
Jahr der Veröffentlichung: 2008
Tagungsband: Proceedings of the 6th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)
Seitenbereich: 237-242
ISBN: 9781605584706


Abstract


This paper presents a system synthesis approach for dependable embedded systems. The proposed approach significantly extends previous work by automatically inserting fault detection and fault toleration mechanisms into an implementation. The main contributions of this paper are 1) a dependability-aware system synthesis approach that automatically performs a redundant task binding and placement of voting structures to increase both, reliability and safety, respectively, 2) an efficient dependability analysis approach to evaluate lifetime reliability and safety, and 3) results from synthesizing a Motion-JPEG decoder for an FPGA platform using the proposed system synthesis approach. As a result, a set of high-quality solutions of the decoder with maximized reliability, safety, performance, and simultaneously minimized resource requirements is achieved. Copyright 2008 ACM.



FAU-Autorinnen und Autoren / FAU-Herausgeberinnen und Herausgeber

Glaß, Michael Prof. Dr.-Ing.
Juniorprofessur für Informatik
Haubelt, Christian Prof. Dr.-Ing.
Technische Fakultät
Reimann, Felix
Lehrstuhl für Informatik 12 (Hardware-Software-Co-Design)
Teich, Jürgen Prof. Dr.-Ing.
Lehrstuhl für Informatik 12 (Hardware-Software-Co-Design)


Zitierweisen

APA:
Reimann, F., Glaß, M., Lukasiewycz, M., Keinert, J., Haubelt, C., & Teich, J. (2008). Symbolic voter placement for dependability-aware system synthesis. In Proceedings of the 6th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) (pp. 237-242). Atlanta, GA.

MLA:
Reimann, Felix, et al. "Symbolic voter placement for dependability-aware system synthesis." Proceedings of the Embedded Systems Week 2008 - 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2008, Atlanta, GA 2008. 237-242.

BibTeX: 

Zuletzt aktualisiert 2018-28-10 um 13:51