Electronic System-Level Synthesis Methodologies

Gerstlauer A, Haubelt C, Pimentel A, Stefanov T, Gajski D, Teich J (2009)

Publication Type: Journal article

Publication year: 2009

Journal

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Institute of Electrical and Electronics Engineers (IEEE)

Publisher: Institute of Electrical and Electronics Engineers (IEEE)

Book Volume: 28

Pages Range: 1517-1530

Journal Issue: 10

DOI: 10.1109/TCAD.2009.2026356

Abstract

With ever-increasing system complexities, all major semiconductor roadmaps have identified the need for moving to higher levels of abstraction in order to increase productivity in electronic system design. Most recently, many approaches and tools that claim to realize and support a design process at the so-called electronic system level (ESL) have emerged. However, faced with the vast complexity challenges, in most cases at best, only partial solutions are available. In this paper, we develop and propose a novel classification for ESL synthesis tools, and we will present six different academic approaches in this context. Based on these observations, we can identify such common principles and needs as they are leading toward and are ultimately required for a true ESL synthesis solution, covering the whole design process from specification to implementation for complete systems across hardware and software boundaries. © 2006 IEEE.

Authors with CRIS profile

Christian Haubelt Technische Fakultät Jürgen Teich Lehrstuhl für Informatik 12 (Hardware-Software-Co-Design)

Related research project(s)

SystemCoDesigner: System level design space exploration for embedded systems (SystemCoDesigner) April 1, 2005 - April 1, 2008

Involved external institutions

Leiden University NL Netherlands (NL) University of California Irvine US United States (USA) (US) University of Texas at Austin US United States (USA) (US)

How to cite

APA:

Gerstlauer, A., Haubelt, C., Pimentel, A., Stefanov, T., Gajski, D., & Teich, J. (2009). Electronic System-Level Synthesis Methodologies. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28(10), 1517-1530. https://dx.doi.org/10.1109/TCAD.2009.2026356

MLA:

Gerstlauer, Andreas, et al. "Electronic System-Level Synthesis Methodologies." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 28.10 (2009): 1517-1530.

BibTeX: Download