Electronic System-Level Synthesis Methodologies

Beitrag in einer Fachzeitschrift

Details zur Publikation

Autorinnen und Autoren: Gerstlauer A, Haubelt C, Pimentel A, Stefanov T, Gajski D, Teich J
Zeitschrift: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Verlag: Institute of Electrical and Electronics Engineers (IEEE)
Jahr der Veröffentlichung: 2009
Band: 28
Heftnummer: 10
Seitenbereich: 1517-1530
ISSN: 0278-0070


With ever-increasing system complexities, all major semiconductor roadmaps have identified the need for moving to higher levels of abstraction in order to increase productivity in electronic system design. Most recently, many approaches and tools that claim to realize and support a design process at the so-called electronic system level (ESL) have emerged. However, faced with the vast complexity challenges, in most cases at best, only partial solutions are available. In this paper, we develop and propose a novel classification for ESL synthesis tools, and we will present six different academic approaches in this context. Based on these observations, we can identify such common principles and needs as they are leading toward and are ultimately required for a true ESL synthesis solution, covering the whole design process from specification to implementation for complete systems across hardware and software boundaries. © 2006 IEEE.

FAU-Autorinnen und Autoren / FAU-Herausgeberinnen und Herausgeber

Haubelt, Christian Prof. Dr.-Ing.
Technische Fakultät
Teich, Jürgen Prof. Dr.-Ing.
Lehrstuhl für Informatik 12 (Hardware-Software-Co-Design)

Einrichtungen weiterer Autorinnen und Autoren

Leiden University
University of California Irvine
University of Texas at Austin


Gerstlauer, A., Haubelt, C., Pimentel, A., Stefanov, T., Gajski, D., & Teich, J. (2009). Electronic System-Level Synthesis Methodologies. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28(10), 1517-1530. https://dx.doi.org/10.1109/TCAD.2009.2026356

Gerstlauer, Andreas, et al. "Electronic System-Level Synthesis Methodologies." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 28.10 (2009): 1517-1530.


Zuletzt aktualisiert 2018-09-08 um 20:23