A Holistic Approach for Tightly Coupled Reconfigurable Parallel Processors

Dutta H, Kissler D, Hannig F, Kupriyanov O, Teich J, Pottier B (2009)


Publication Type: Journal article

Publication year: 2009

Journal

Publisher: Elsevier

Book Volume: 33

Pages Range: 53-62

Journal Issue: 1

DOI: 10.1016/j.micpro.2008.08.007

Abstract

New standards in signal, multimedia, and network processing for embedded electronics are characterized by computationally intensive algorithms, high flexibility due to the swift change in specifications. In order to meet demanding challenges of increasing computational requirements and stringent constraints on area and power consumption in fields of embedded engineering, there is a gradual trend towards coarse-grained parallel embedded processors. Furthermore, such processors are enabled with dynamic reconfiguration features for supporting time- and space-multiplexed execution of the algorithms. However, the formidable problem in efficient mapping of applications (mostly loop algorithms) onto such architectures has been a hindrance in their mass acceptance. In this paper we present (a) a highly parameterizable, tightly coupled, and reconfigurable parallel processor architecture together with the corresponding power breakdown and reconfiguration time analysis of a case study application, (b) a retargetable methodology for mapping of loop algorithms, (c) a co-design framework for modeling, simulation, and programming of such architectures, and (d) loosely coupled communication with host processor. © 2008 Elsevier B.V. All rights reserved.

Authors with CRIS profile

Related research project(s)

Involved external institutions

How to cite

APA:

Dutta, H., Kissler, D., Hannig, F., Kupriyanov, O., Teich, J., & Pottier, B. (2009). A Holistic Approach for Tightly Coupled Reconfigurable Parallel Processors. Microprocessors and Microsystems, 33(1), 53-62. https://dx.doi.org/10.1016/j.micpro.2008.08.007

MLA:

Dutta, Hritam, et al. "A Holistic Approach for Tightly Coupled Reconfigurable Parallel Processors." Microprocessors and Microsystems 33.1 (2009): 53-62.

BibTeX: Download