System Integration of Tightly-Coupled Reconfigurable Processor Arrays and Evaluation of Buffer Size Effects on Their Performance

Beitrag bei einer Tagung


Details zur Publikation

Autorinnen und Autoren: Lari V, Hannig F, Teich J
Titel Sammelwerk: Proceedings of the International Conference on Parallel Processing Workshops
Jahr der Veröffentlichung: 2009
Tagungsband: Proceedings of the 4th International Symposium on Embedded Multicore Systems-on-Chip
Seitenbereich: 528-534
ISSN: 1530-2016


Abstract


This paper studies the loosely integration of application accelerators consisting of an array of tightly-coupled lightweight reconfigurable processors into a system-on-a-chip. In order to explore a multitude of design variations a C++ simulation model of the accelerator has been integrated with a system-on-a-chip environment consisting of a general purpose processor, a DMA controller, an interrupt controller and a memory module. Dependent on the applications, different kinds of I/O buffers are designed around the processor array and the effects of the buffer size on the overall execution time are evaluated. The evaluations are based on new mathematical estimation models derived from the system and application constraints. The estimations are validated with experimental results with an error less than 1%. Exploring several designs points that using our architecture along with suitable buffer sizes, can improve the system execution time, one to two magnitudes for the selected algorithms. © 2009 IEEE.



FAU-Autorinnen und Autoren / FAU-Herausgeberinnen und Herausgeber

Hannig, Frank PD Dr.-Ing.
Lehrstuhl für Informatik 12 (Hardware-Software-Co-Design)
Lari, Vahid
Lehrstuhl für Informatik 12 (Hardware-Software-Co-Design)
Teich, Jürgen Prof. Dr.-Ing.
Lehrstuhl für Informatik 12 (Hardware-Software-Co-Design)


Zitierweisen

APA:
Lari, V., Hannig, F., & Teich, J. (2009). System Integration of Tightly-Coupled Reconfigurable Processor Arrays and Evaluation of Buffer Size Effects on Their Performance. In Proceedings of the 4th International Symposium on Embedded Multicore Systems-on-Chip (pp. 528-534). Vienna, AT.

MLA:
Lari, Vahid, Frank Hannig, and Jürgen Teich. "System Integration of Tightly-Coupled Reconfigurable Processor Arrays and Evaluation of Buffer Size Effects on Their Performance." Proceedings of the 4th International Symposium on Embedded Multicore Systems-on-Chip (MCSoC), Vienna 2009. 528-534.

BibTeX: 

Zuletzt aktualisiert 2018-09-08 um 22:38