ReCoBus-Builder - A Novel Tool and Technique to Build Statically and Dynamically Reconfigurable Systems for FPGAs

Beckhoff C, Koch D, Teich J (2008)


Publication Type: Conference contribution

Publication year: 2008

Publisher: IEEE Press

Edited Volumes: Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL

City/Town: New York

Pages Range: 119-124

Conference Proceedings Title: Proceedings of International Conference on Field-Programmable Logic and Applications

Event location: Heidelberg DE

ISBN: 978-1-4244-1960-9

DOI: 10.1109/FPL.2008.4629918

Abstract

In this paper, we present the ReCoBus-Builder tool chain that simplifies the generation of dynamically reconfigurable systems to almost a push-button process. The generated systems provide one or more resource areas that will be used by different partially reconfigurable modules at runtime. It is possible to integrate multiple partially reconfigurable modules into the same resource area at the same time and these modules can communicate via a fixed bus infrastructure or dedicated point-to-point links with other parts of the system. This allows building encapsulated modules that will be integrated into the system by linking together bitstreams at runtime. We will demonstrate that bitstream linking can further be used to speed up the design process of static only systems by eliminating long synthesis runs or place and route steps, when only small portions of a design are exchanged.© 2008 IEEE.

Authors with CRIS profile

Related research project(s)

How to cite

APA:

Beckhoff, C., Koch, D., & Teich, J. (2008). ReCoBus-Builder - A Novel Tool and Technique to Build Statically and Dynamically Reconfigurable Systems for FPGAs. In Proceedings of International Conference on Field-Programmable Logic and Applications (pp. 119-124). Heidelberg, DE: New York: IEEE Press.

MLA:

Beckhoff, Christian, Dirk Koch, and Jürgen Teich. "ReCoBus-Builder - A Novel Tool and Technique to Build Statically and Dynamically Reconfigurable Systems for FPGAs." Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL 08), Heidelberg New York: IEEE Press, 2008. 119-124.

BibTeX: Download