Hardware decompression techniques for FPGA-based embedded systems

Teich J, Beckhoff C, Koch D (2009)


Publication Status: Published

Publication Type: Journal article, Original article

Publication year: 2009

Journal

Publisher: Association for Computing Machinery (ACM)

Book Volume: 2

Article Number: 9

Journal Issue: 2

DOI: 10.1145/1534916.1534919

Abstract

In this work, we present hardware decompression accelerators for widening the bottleneck between slow nonvolatile memories on the one side and high-speed FPGA configuration interfaces and fast softcore CPUs on the other side. We discuss different compression algorithms suitable for a hardware accelerated decompression on FPGAs as well as on CPLDs. The algorithms will be investigated with respect to the achievable compression ratio, throughput, and hardware overhead. This leads to various decompressor implementations with one capable to decompress at high data rates of up to 400 megabytes per second under optimal conditions while only requiring slightly more than a hundred lookup tables. We will evaluate how these decompressors perform on configuration bitstreams for different FPGAs as well as for softcore CPU binaries © 2009 ACM.

Authors with CRIS profile

Related research project(s)

How to cite

APA:

Teich, J., Beckhoff, C., & Koch, D. (2009). Hardware decompression techniques for FPGA-based embedded systems. ACM Transactions on Reconfigurable Technology and Systems, 2(2). https://dx.doi.org/10.1145/1534916.1534919

MLA:

Teich, Jürgen, Christian Beckhoff, and Dirk Koch. "Hardware decompression techniques for FPGA-based embedded systems." ACM Transactions on Reconfigurable Technology and Systems 2.2 (2009).

BibTeX: Download