Efficient approximately-timed performance modeling for architectural exploration of MPSoCs

Buch (Autor)
(Band aus einer Reihe)


Details zur Publikation

Autor(en): Streubühr M, Gladigau J, Haubelt C, Teich J
Jahr der Veröffentlichung: 2010
Seitenbereich: 59-72
ISBN: 9789048193035


Abstract


In this chapter, we propose an efficient modeling approach that permits simulation-based performance evaluation of MPSoCs at Electronic System Level (ESL). The approach is based on a SystemC simulation framework and allows for evaluating timing effects from resource contention when mapping applications to MPSoC platforms. The abstraction level used for modeling timing corresponds to approximately-timed communication in transaction level models. This allows for an accurate performance modeling, including temporal effects from preemptive processor scheduling and bus arbitration. However, in contrast to standard OSCI TLM, application mapping and platform models are configurable and, thus, enable design space exploration at ESL. A Motion-JPEG decoder application is used to illustrate and assess the benefits of our approach. © 2010 Springer Science+Business Media B.V.



FAU-Autoren / FAU-Herausgeber

Gladigau, Jens Dr.-Ing.
Lehrstuhl für Informatik 12 (Hardware-Software-Co-Design)
Haubelt, Christian Prof. Dr.-Ing.
Technische Fakultät
Streubühr, Martin
Lehrstuhl für Informatik 12 (Hardware-Software-Co-Design)
Teich, Jürgen Prof. Dr.-Ing.
Lehrstuhl für Informatik 12 (Hardware-Software-Co-Design)


Zitierweisen

APA:
Streubühr, M., Gladigau, J., Haubelt, C., & Teich, J. (2010). Efficient approximately-timed performance modeling for architectural exploration of MPSoCs.

MLA:
Streubühr, Martin, et al. Efficient approximately-timed performance modeling for architectural exploration of MPSoCs. 2010.

BibTeX: 

Zuletzt aktualisiert 2018-26-10 um 14:50