Specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing

Fey D (1998)


Publication Type: Journal article

Publication year: 1998

Journal

Publisher: Osa Optical Society of America

Pages Range: 284-295

Journal Issue: 37

URI: http://www3.informatik.uni-erlangen.de/Publications/Articles/tschaeche_ao.pdf

Abstract

A concept for a parallel digital signal processor based on optical interconnections and optoelectronic VLSI circuits is presented. It is shown that the proper combination of optical communication, architecture, and algorithms allows a throughput that outperforms purely electronic solutions. The usefulness of low-level algorithms from the add-and-shift class is emphasized. These algorithms lead to fine-grain, massively parallel on-chip processor architectures with high demands for optical off-chip interconnections. A comparative performance analysis shows the superiority of a bit-serial architecture. This architecture is mapped onto an optoelectronic three-dimensional circuit, and the necessary optical interconnection scheme is specified. © 1998 Optical Society of America.

Authors with CRIS profile

How to cite

APA:

Fey, D. (1998). Specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing. Applied Optics, 37, 284-295.

MLA:

Fey, Dietmar. "Specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing." Applied Optics 37 (1998): 284-295.

BibTeX: Download