A parallel analogue-digital photodiode array processor chip with hard-wired morphologic algorithms
Loos A, Fey D (2005)
Publication Type: Conference contribution
Publication year: 2005
Journal
Publisher: International Society for Optical Engineering; 1999
Edited Volumes: Proceedings of SPIE - The International Society for Optical Engineering
Pages Range: 104-111
Conference Proceedings Title: Proc. SPIE, Vol. 5964
Event location: Jena, Germany
DOI: 10.1117/12.625074
Abstract
We present a chip, which is suited for applications in data-communication areas as well as in image-processing applications. Through the combination of parallel signal gathering and processing, we save components and we can increase the processing rate. We think thereby on problems like pre processing in camera systems also called "intelligent sensor". The chip has a structure as follows. Every processor element contains an optical detector, a trans-impedance amplifier and a comparator. A digital logic is directly connected to these components. This logic realizes the programmable processing of the signals. Each processor element is connected to its four direct orthogonal neighbours within the processor array. The digital parts consist of a special processor. It realises simple hard-wired image algorithms. As an example for cooperation of the analogue and digital part we have implemented some morphologic operations. Our receiver consists of a 8×8 photodiode array. A data rate of 625 Mbit/s for an average optical power in the range of 25 μW to 500 μW is possible for a bit-error-rate of 10-9per channel. Signal processing limits the frequency to 200 MHz for a processor element according to simulations. Using an image with a size of 6×6 according to parallel data transfer a data throughput of 7.2 GHz results.
Authors with CRIS profile
How to cite
APA:
Loos, A., & Fey, D. (2005). A parallel analogue-digital photodiode array processor chip with hard-wired morphologic algorithms. In Proc. SPIE, Vol. 5964 (pp. 104-111). Jena, Germany, DE: International Society for Optical Engineering; 1999.
MLA:
Loos, Andreas, and Dietmar Fey. "A parallel analogue-digital photodiode array processor chip with hard-wired morphologic algorithms." Proceedings of the Detectors and Associated Signal Processing II, Jena, Germany International Society for Optical Engineering; 1999, 2005. 104-111.
BibTeX: Download