Ultra-Low Power 60 GHz Class-C Frequency Tripler in 22-nm FDSOI CMOS Technology

Gupta A, Dietz M, Engelmann A, Hagelauer A (2024)


Publication Type: Conference contribution

Publication year: 2024

Publisher: Institute of Electrical and Electronics Engineers Inc.

Conference Proceedings Title: LASCAS 2024 - 15th IEEE Latin American Symposium on Circuits and Systems, Proceedings

Event location: Punta del Este, URY

ISBN: 9798350381221

DOI: 10.1109/LASCAS60203.2024.10506144

Abstract

This paper presents a 60 GHz class-C frequency tripler, implemented in 22-nm FDSOI (fully depleted silicon-on-insulator) CMOS technology, for ultra-low power and highly integrated radios used in millimeter-wave indoor localization applications. The tripler employs a multi-stage transformer-coupled differential design with band-pass filters to selectively extract and amplify the power at the 3rd harmonic (3 0) tone while attenuating powers at fundamental ( 0) and second harmonic (2 0) tones. An integrated bias generator with resistor trimming, improves the tripler robustness to the on-chip process and mismatch variations. The tripler exhibits a maximum conversion gain (CG) and peak conversion efficiency (CE) of -0.7 dB and 12.63%, respectively, at 60 GHz, and a 3-dB bandwidth of 3.6 GHz with a total DC power consumption (P DC) of 7.9mW at 0.8 V supply. A harmonic rejection ratio (HRR) exceeding 45 dB for fundamental and second harmonic tones is achieved. The maximum saturated output power (P SAT) obtained is 0.9 dBm. The circuit occupies 0. 4 mm 2 area, including pads.

Authors with CRIS profile

Involved external institutions

How to cite

APA:

Gupta, A., Dietz, M., Engelmann, A., & Hagelauer, A. (2024). Ultra-Low Power 60 GHz Class-C Frequency Tripler in 22-nm FDSOI CMOS Technology. In LASCAS 2024 - 15th IEEE Latin American Symposium on Circuits and Systems, Proceedings. Punta del Este, URY: Institute of Electrical and Electronics Engineers Inc..

MLA:

Gupta, Aditya, et al. "Ultra-Low Power 60 GHz Class-C Frequency Tripler in 22-nm FDSOI CMOS Technology." Proceedings of the 15th IEEE Latin American Symposium on Circuits and Systems, LASCAS 2024, Punta del Este, URY Institute of Electrical and Electronics Engineers Inc., 2024.

BibTeX: Download