A bus-based SoC architecture for flexible module placement on reconfigurable FPGAs

Oetken A, Wildermann S, Teich J, Koch D (2010)


Publication Status: Published

Publication Type: Conference contribution, Conference Contribution

Publication year: 2010

Pages Range: 234-239

Article Number: 5694253

Conference Proceedings Title: Proceedings of International Conference on Field-Programmable Logic and Applications (FPL'10)

Event location: Milano IT

ISBN: 9780769541792

DOI: 10.1109/FPL.2010.54

Abstract

This paper proposes an FPGA-based System-on-Chip (SoC) architecture with support for dynamic runtime reconfiguration. The SoC is divided into two parts, the static embedded CPU sub-system and the dynamically reconfigurable part. An additional bus system connects the embedded CPU subsystem with modules within the dynamic area, offering a flexible way to communicate among all SoC components. This makes it possible to implement a reconfigurable design with support for free module placement. An enhanced memory access method is included for high-speed access to an external memory. The dynamic part includes a streaming technology which implements a direct connection between reconfigurable modules. The paper describes the architecture and shows the advantages in a smart camera case study. © 2010 IEEE.

Authors with CRIS profile

Involved external institutions

How to cite

APA:

Oetken, A., Wildermann, S., Teich, J., & Koch, D. (2010). A bus-based SoC architecture for flexible module placement on reconfigurable FPGAs. In Proceedings of International Conference on Field-Programmable Logic and Applications (FPL'10) (pp. 234-239). Milano, IT.

MLA:

Oetken, Andreas, et al. "A bus-based SoC architecture for flexible module placement on reconfigurable FPGAs." Proceedings of the 20th International Conference on Field Programmable Logic and Applications, FPL 2010, Milano 2010. 234-239.

BibTeX: Download