A Rapid Prototyping System for Error-Resilient Multi-Processor Systems-on-Chip

Conference contribution


Publication Details

Author(s): May M, Wehn N, Bouajila A, Zeppenfeld J, Stechele W, Herkersdorf A, Ziener D, Teich J
Title edited volumes: Proceedings -Design, Automation and Test in Europe, DATE
Publication year: 2010
Conference Proceedings Title: Proc. Design, Automation and Test in Europe
Pages range: 375-380
ISBN: 978-1-4244-7054-9
ISSN: 1530-1591


Abstract


Static and dynamic variations, which have negative impact on the reliability of microelectronic systems, increase with smaller CMOS technology. Thus, further downscaling is only profitable if the costs in terms of area, energy and delay for reliability keep within limits. Therefore, the traditional worst case design methodology will become infeasible. Future architectures have to be error resilient, i.e., the hardware architecture has to tolerate autonomously transient errors. In this paper, we present an FPGA based rapid prototyping system for multi-processor systems-on-chip composed of autonomous hardware units for error-resilient processing and interconnect. This platform allows the fast architectural exploration of various error protection techniques under different failure rates on the microarchitectural level while keeping track of the system behavior. We demonstrate its applicability on a concrete wireless communication system. © 2010 EDAA.



FAU Authors / FAU Editors

Teich, Jürgen Prof. Dr.-Ing.
Lehrstuhl für Informatik 12 (Hardware-Software-Co-Design)
Ziener, Daniel Dr.-Ing.
Lehrstuhl für Informatik 12 (Hardware-Software-Co-Design)


External institutions
Technische Universität Kaiserslautern
Technische Universität München (TUM)


How to cite

APA:
May, M., Wehn, N., Bouajila, A., Zeppenfeld, J., Stechele, W., Herkersdorf, A.,... Teich, J. (2010). A Rapid Prototyping System for Error-Resilient Multi-Processor Systems-on-Chip. In Proc. Design, Automation and Test in Europe (pp. 375-380). Dresden, DE.

MLA:
May, Matthias, et al. "A Rapid Prototyping System for Error-Resilient Multi-Processor Systems-on-Chip." Proceedings of the Design, Automation and Test in Europe (DATE'10), Dresden 2010. 375-380.

BibTeX: 

Last updated on 2018-09-08 at 22:38