Compile-Time Optimization of Dynamic Hardware Reconfigurations

Fekete SP, Schepers J, Teich J (1999)


Publication Type: Conference contribution

Publication year: 1999

Pages Range: 1097-1103

Conference Proceedings Title: Proc. Int. Conf. on Parallel and Distributed Processing Techniques and Applications

Event location: Las Vegas, Nevada US

Authors with CRIS profile

Involved external institutions

How to cite

APA:

Fekete, S.P., Schepers, J., & Teich, J. (1999). Compile-Time Optimization of Dynamic Hardware Reconfigurations. In Proc. Int. Conf. on Parallel and Distributed Processing Techniques and Applications (pp. 1097-1103). Las Vegas, Nevada, US.

MLA:

Fekete, Sandor P., Jörg Schepers, and Jürgen Teich. "Compile-Time Optimization of Dynamic Hardware Reconfigurations." Proceedings of the Int. Conf. on Parallel and Distributed Processing Techniques and Applications (PDPTA'99),, Las Vegas, Nevada 1999. 1097-1103.

BibTeX: Download