Identifying FPGA IP-Cores based on Lookup Table Content Analysis

Ziener D, Aßmus Stefan AS, Teich J (2006)

Publication Type: Conference contribution

Publication year: 2006

Edited Volumes: Proceedings - 2006 International Conference on Field Programmable Logic and Applications, FPL

Pages Range: 481-486

Conference Proceedings Title: Proceedings of 16th International Conference on Field Programmable Logic and Applications

Event location: Madrid ES

DOI: 10.1109/FPL.2006.311255

Abstract

In this paper we introduce a new method to identify IP cores in an FPGA by analyzing the content of lookup tables. This techniques can be used to identify registered cores for IP protection against unlicensed usage. We show methods to extract the content of the lookup tables in a design from a binary bitfile of Xilinx Virtex-II and Virtex-II Pro FPGAs. To identify a core, we compare the number of unique functions from lookup tables of the core with the lookup tables extracted from a product with an FPGA from an accused company. Also placement information can be used for increasing the reliability of the result. With these methods, no additional sources or information must be inquired from the accused company. These techniques can be used for netlist and bitfile cores, so a wide spectrum of cores can be identified. © 2006 IEEE.

Authors with CRIS profile

Daniel Ziener Lehrstuhl für Informatik 12 (Hardware-Software-Co-Design) Jürgen Teich Lehrstuhl für Informatik 12 (Hardware-Software-Co-Design)

Related research project(s)

Optimization methodologies for reconfiguration management on reconfigurable hardware nodes (ReCoNodes) SPP 1148: Rekonfigurierbare Rechensysteme June 1, 2003 - May 31, 2009

How to cite

APA:

Ziener, D., Aßmus Stefan, A.S., & Teich, J. (2006). Identifying FPGA IP-Cores based on Lookup Table Content Analysis. In Proceedings of 16th International Conference on Field Programmable Logic and Applications (pp. 481-486). Madrid, ES.

MLA:

Ziener, Daniel, Aßmus Stefan Aßmus Stefan, and Jürgen Teich. "Identifying FPGA IP-Cores based on Lookup Table Content Analysis." Proceedings of the 16th International Conference on Field Programmable Logic and Applications, Madrid 2006. 481-486.

BibTeX: Download