A Fine-Grained Configurable Cache Architecture for Soft Processors

Biglari M, Barijough KM, Goudarzi M, Pourmohseni B (2015)


Publication Language: English

Publication Type: Conference contribution, Original article

Publication year: 2015

Publisher: IEEE

Pages Range: 1-6

Conference Proceedings Title: Proceedings of the 18th CSI International Symposium on Computer Architecture and Digital Systems (CADS)

Event location: Tehran IR

ISBN: 978-1-4673-8023-2

URI: https://ieeexplore.ieee.org/document/7377783/

DOI: 10.1109/CADS.2015.7377783

Abstract

The ever increasing density and performance of FPGAs, has increased the importance and popularity of soft processors. The growing gap between the speed of processors and memories can partly be compensated through memory hierarchy. Since memory accesses follow a non-uniform distribution, and vary from one application to another, variable set-associative cache architectures have emerged. In this paper, a novel cache architecture, primarily aimed at soft processors, is proposed to address the variable access demands of applications, through dynamically configurable line-associativity, with no memory overhead. The FPGA implementation of the proposed architecture achieves an average miss count reduction of 70% compared to the direct-mapped cache which translates in 17% improvement in IPC, on 11 benchmarks.

Authors with CRIS profile

How to cite

APA:

Biglari, M., Barijough, K.M., Goudarzi, M., & Pourmohseni, B. (2015). A Fine-Grained Configurable Cache Architecture for Soft Processors. In Proceedings of the 18th CSI International Symposium on Computer Architecture and Digital Systems (CADS) (pp. 1-6). Tehran, IR: IEEE.

MLA:

Biglari, Mehrdad, et al. "A Fine-Grained Configurable Cache Architecture for Soft Processors." Proceedings of the International Symposium on Computer Architecture and Digital Systems (CADS), Tehran IEEE, 2015. 1-6.

BibTeX: Download