ExaStencils - Advanced Stencil-Code Engineering

Third Party Funds Group - Sub project

Overall project details

Overall project: SPP 1648: Software for Exascale Computing

Project Details

Project leader:
Dr.-Ing. Frank Hannig
Prof. Dr.-Ing. Jürgen Teich

Project members:
Dr.-Ing. Frank Hannig
Christian Schmitt
PD Dr.-Ing. Harald Köstler

Contributing FAU Organisations:
Lehrstuhl für Informatik 10 (Systemsimulation)
Lehrstuhl für Informatik 12 (Hardware-Software-Co-Design)

Funding source: DFG / Schwerpunktprogramm (SPP)
Acronym: ExaStencils
Start date: 01/01/2013
End date: 31/12/2018

Abstract (technical / expert description):

Future exascale computing systems with 107 processing units and supporting up to 1018 FLOPS peak performance will require a tight co-design of application, algorithm, and architecture aware program development to sustain this performance for many applications of interest, mainly for two reasons. First, the node structure inside an exascale cluster will become increasingly heterogeneous, always exploiting the most recent available on-chip manycore/GPU/HWassist technology. Second, the clusters themselves will be composed of heterogeneous subsystems and interconnects. As a result, new software techniques and tools supporting the joint algorithm and architecture-aware program development will become indispensable not only (a) to ease application and program development, but also (b) for performance analysis and tuning, (c) to ensure short turn-around times, and (d) for reasons of portability.

Project ExaStencils will investigate and provide a unique, tool-assisted, domain-specific codesign approach for the important class of stencil codes, which play a central role in high performance simulation on structured or block-structured grids. Stencils are regular access patterns on (usually multidimensional) data grids. Multigrid methods involve a hierarchy of very fine to successively coarser grids. The challenge of exascale is that, for the coarser grids, less processing power is required and communication dominates. From the computational algorithm perspective, domain-specific investigations include the extraction and development of suitable stencils, the analysis of performance-relevant algorithmic tradeoffs (e.g., the number of grid levels) and the analysis and reduction of synchronization requirements guided by a template model of the targeted cluster architecture. Based on this analysis, sophisticated programming and software tool support shall be developed by capturing the relevant data structures and program segments for stencil computations in a domain-specific language and applying a generator-based product-line technology to generate and optimize automatically stencil codes tailored to each application–platform pair. A central distinguishing mark of ExaStencils is that domain knowledge is being pursued in a coordinated manner across all abstraction levels, from the formulation of the application scenario down to the generation of highly-optimized stencil code.

For the developed unique and first-time seamless cross-level design flow, the three objectives of (1) a substantial gain in productivity, (2) high flexibility in the choice of algorithm and execution platform, and (3) the provision of the ExaFLOPS performance for stencil code shall be demonstrated in a detailed, final evaluation phase.

External Partners

Universität Passau
Universität Kassel
University of Tokyo

Go to first page Go to previous page 1 of 2 Go to next page Go to last page

Schmitt, C., Kronawitter, S., Hannig, F., Teich, J., & Lengauer, C. (2018). Automating the Development of High-Performance Multigrid Solvers. Proceedings of the IEEE.
Schmitt, C., Hannig, F., & Teich, J. (2018). A Target Platform Description Language for Parallel Code Generation. In Workshop Proceedings of the 31st GI/ITG International Conference on Architecture of Computing Systems (ARCS) (pp. 59-66). Braunschweig, DE: Berlin: VDE VERLAG GmbH.
Köstler, H., Schmitt, C., Kuckuk, S., Kronawitter, S., Hannig, F., Teich, J.,... Lengauer, C. (2017). A Scala Prototype to Generate Multigrid Solver Implementations for Different Problems and Target Multi-Core Platforms. International Journal of Computational Science and Engineering, 14(2), 150-163. https://dx.doi.org/10.1504/IJCSE.2017.10003829
Schmitt, C., Schmid, M., Kuckuk, S., Köstler, H., Teich, J., & Hannig, F. (2017). Reconfigurable Hardware Generation of Multigrid Solvers with Conjugate Gradient Coarse-Grid Solution. (unpublished, Accepted).
Unat, D., Dubey, A., Hoefler, T., Shalf, J., Abraham, M., Bianco, M.,... Pericàs, M. (2017). Trends in Data Locality Abstractions for HPC Systems. IEEE Transactions on Parallel and Distributed Systems. https://dx.doi.org/10.1109/TPDS.2017.2703149
Schmid, M., Schmitt, C., Hannig, F., Malazgirt, G.A., Sönmez, N., Yurdakul, A., & Cristal, A. (2016). Big Data and HPC Acceleration with Vivado HLS. In Dirk Koch, Frank Hannig, and Daniel Ziener (Eds.), FPGAs for Software Programmers (pp. 115-136). Springer.
Schmitt, C., Kuckuk, S., Hannig, F., Teich, J., Köstler, H., Rüde, U., & Lengauer, C. (2016). Systems of Partial Differential Equations in ExaSlang. In Software for Exascale Computing - SPPEXA 2013-2015 (pp. 47-67). Berlin, Heidelberg, New York: Springer.
Schmitt, C., Schmid, M., Hannig, F., Teich, J., Kuckuk, S., & Köstler, H. (2015). Generation of Multigrid-based Numerical Solvers for FPGA Accelerators. In Proceedings of the 2nd International Workshop on High-Performance Stencil Computations (HiStencils) (pp. 9-15). Amsterdam, NL.
Grebhahn, A., Kuckuk, S., Schmitt, C., Köstler, H., Siegmund, N., Apel, S.,... Teich, J. (2014). Experiments on Optimizing the Performance of Stencil Codes with SPL Conqueror. Parallel Processing Letters, 24(3). https://dx.doi.org/10.1142/S0129626414410011
Grebhahn, A., Siegmund, N., Apel, S., Kuckuk, S., Schmitt, C., & Köstler, H. (2014). Optimizing Performance of Stencil Code with SPL Conqueror. In Proceedings of the 1st International Workshop on High-Performance Stencil Computations (HiStencils) (pp. 7-14). Vienna, AT.

Last updated on 2017-21-04 at 10:02