Oliver Reiche



Organisationseinheit


Lehrstuhl für Informatik 12 (Hardware-Software-Co-Design)


Mitarbeit in Forschungsprojekten


(Heterogene Bildsysteme):
GRK 1773: GRK 1773: "Heterogene Bildsysteme", Projekt B3
PD Dr.-Ing. Frank Hannig; Prof. Dr.-Ing. Jürgen Teich
(01.10.2012 - 15.09.2018)

Multi-core Architectures and Programming
PD Dr.-Ing. Frank Hannig
(01.01.2009 - 31.12.2014)

HIPAcc: Eine domänenspezifische Sprache mit GPU Zielcodegenerierung für Bildverarbeitungsanwendungen
PD Dr.-Ing. Frank Hannig
(01.01.2009)


Publikationen (Download BibTeX)

Go to first page Go to previous page 1 von 3 Go to next page Go to last page

Qiao, B., Reiche, O., Hannig, F., & Teich, J. (2019). From Loop Fusion to Kernel Fusion: A Domain-specific Approach to Locality Optimization. Washington DC, USA, US.
Reiche, O. (2018). A Domain-Specific Language Approach for Designing and Programming Heterogeneous Image Systems (Dissertation).
Qiao, B., Reiche, O., Hannig, F., & Teich, J. (2018). Automatic Kernel Fusion for Image Processing DSLs. In Proceedings of the 21th International Workshop on Software and Compilers for Embedded Systems (pp. 76-85). Sankt Goar, DE.
Reiche, O., Özkan, M.A., Hannig, F., Teich, J., & Schmid, M. (2018). Loop Parallelization Techniques for FPGA Accelerator Synthesis. Journal of Signal Processing Systems, 90(1), 3-27. https://dx.doi.org/10.1007/s11265-017-1229-7
Özkan, M.A., Reiche, O., Hannig, F., & Teich, J. (2017). A Highly Efficient and Comprehensive Image Processing Library for C++-based High-Level Synthesis. In Proceedings of the Fourth International Workshop on FPGAs for Software Programmers (FSP). Ghent, BE: VDE.
Reiche, O., Kobylko, C., Hannig, F., & Teich, J. (2017). Auto-vectorization for Image Processing DSLs. In ACM (Eds.), Proceedings of the 18th International Conference on Languages, Compilers, Tools, and Theory for Embedded Systems (LCTES) (pp. 21 - 30). Barcelona, ES.
Reiche, O., Özkan, M.A., Membarth, R., Teich, J., & Hannig, F. (2017). Generating FPGA-based Image Processing Accelerators with Hipacc. In IEEE (Eds.), Proceedings of the International Conference On Computer Aided Design (pp. 1026-1033). Irvine, US: IEEE.
Özkan, M.A., Reiche, O., Hannig, F., & Teich, J. (2017). Hardware Design and Analysis of Efficient Loop Coarsening and Border Handling for Image Processing. In 28th Annual IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP) (pp. 155-163). Seattle, US.
Selgrad, K., Lier, A., Dörntlein, J., Reiche, O., & Stamminger, M. (2016). A High-Performance Image Processing DSL for Heterogeneous Architectures. In Proceedings of ELS 9th European Lisp Symposium (pp. 39-46). Krakau, PL: European Lisp Scientific Activities Association.
Özkan, M.A., Reiche, O., Hannig, F., & Teich, J. (2016). FPGA-Based Accelerator Design from a Domain-Specific Language. In Proceedings of the 26th International Conference on Field-Programmable Logic and Applications (FPL). Lausanne, CH.

Zuletzt aktualisiert 2019-22-01 um 17:51