Andreas Becher



Organisationseinheit


Lehrstuhl für Informatik 12 (Hardware-Software-Co-Design)


Preise / Auszeichnungen


2015 : Best Paper Award: Reliability of Space-Grade vs. COTS SRAM-based FPGA in N-Modular Redundancy


Mitarbeit in Forschungsprojekten


(DFG-Schwerpunktprogramm (SPP) 2037 - Skalierbares Datenmanagement für zukünftige Hardware):
ReProVide: Anfrageoptimierung und Daten-nahe Verarbeitung auf Rekonfigurierbaren SoCs für Big-Data-Analyse
Prof. Dr.-Ing. Klaus Meyer-Wegener; Dr.-Ing. Stefan Wildermann; Prof. Dr.-Ing. Jürgen Teich
(28.08.2017 - 31.08.2020)

Energy-efficient Query Processing by Adaptive Dynamic Reconfiguration of FPGA-based, Heterogeneous Accelerator Systems
Dr.-Ing. Stefan Wildermann
(01.10.2014 - 31.12.2016)


Publikationen (Download BibTeX)

Go to first page Go to previous page 2 von 2 Go to next page Go to last page

Becher, A., Echavarria Gutiérrez, J.A., Ziener, D., Wildermann, S., & Teich, J. (2016). A LUT-Based Approximate Adder. In Proceedings of the 24th Annual IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM 2016).. Washington DC, US: IEEE.
Echavarria Gutiérrez, J.A., Wildermann, S., Becher, A., Teich, J., & Ziener, D. (2016). FAU: Fast and Error-Optimized Approximate Adder Units on LUT-Based FPGAs. In Proceedings of 2016 International Conference on Field Programmable Technology (pp. 213-216). Xi'an, CN.
Ziener, D., Weber, H., Vogt, J.-S., Schürfeld, U., Meyer-Wegener, K., Teich, J.,... Bauer, F. (2016). FPGA-Based Dynamically Reconfigurable SQL Query Processing. ACM Transactions on Reconfigurable Technology and Systems, 9(4), 25:1-25:24. https://dx.doi.org/10.1145/2845087
Becher, A., Pirkl, J., Herrmann, A., Teich, J., & Wildermann, S. (2016). Hybrid Energy-Aware Reconfiguration Management on Xilinx Zynq SoCs. In Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig) (pp. 1-7). Cancún, MX.
Becher, A., Wildermann, S., Mühlenthaler, M., & Teich, J. (2016). ReOrder: Runtime Datapath Generation for High-Throughput Multi-Stream Processing. In Proceedings of the International Conference on Reconfigurable Computing and FPGAs (pp. 1-8). Cancún, MX.
Becher, A., Ziener, D., Meyer-Wegener, K., & Teich, J. (2015). A co-design approach for accelerated SQL query processing via FPGA-based data filtering. In Proceedings of the International Conference on Field Programmable Technology, FPT 2015 (pp. 192-195). Queenstown, NZ: Institute of Electrical and Electronics Engineers Inc..
Echavarria Gutiérrez, J.A., Becher, A., Teich, J., & Ziener, D. (2015). Approximate Adder Structures on FPGAs. In Proceedings of the AxC15: 1st Workshop on Approximate Computing. Paderborn, Germany: Paderborn, Germany: Universität Paderborn.
Ziener, D., Bauer, F., Becher, A., Dennl, C., Meyer-Wegener, K., Schürfeld, U.,... Weber, H. (2015). FPGA-Based Dynamically Reconfigurable SQL Query Processing. ACM Transactions on Reconfigurable Technology and Systems.
Glein, R., Rittner, F., Becher, A., Ziener, D., Frickel, J., Teich, J., & Heuberger, A. (2015). Reliability of Space-Grade vs. COTS SRAM-Based FPGA in N-Modular Redundancy. In IEEE (Eds.), Proceedings of 2015 NASA/ESA Conference on Adaptive Hardware and Systems (pp. 1 - 8). Montreal, CA.
Becher, A., Bauer, F., Ziener, D., & Teich, J. (2014). Energy-aware SQL query acceleration through FPGA-based dynamic partial reconfiguration. In Proceedings of the Conference on Field-Programmable Logic and Applications (FPL 2014) (pp. 662 - 669). Munich, DE: Institute of Electrical and Electronics Engineers Inc..

Zuletzt aktualisiert 2019-28-03 um 15:08