Efficient Table-based Function Approximation on FPGAs using Interval Splitting and BRAM Instantiation (2023) Pradhan C, Letras M, Teich J Journal article, Original article Resource-demand Estimation for Edge Tensor Processing Units (2022) Herzog B, Reif S, Hemp J, Hoenig T, Schröder-Preikschat W Journal article Symbolic Loop Compilation for Tightly Coupled Processor Arrays (2021) Witterauf M, Walter D, Hannig F, Teich J Journal article, Original article Design and implementation of an escape analysis in the context of safety-critical embedded systems (2020) Lang C, Stilkerich I Journal article A Design-Time/Run-Time Application Mapping Methodology for Predictable Execution Time in MPSoCs (2018) Weichslgartner A, Wildermann S, Gangadharan D, Glaß M, Teich J Journal article Symbolic Multi-Level Loop Mapping of Loop Programs for Massively Parallel Processor Arrays (2017) Tanase AP, Witterauf M, Teich J, Hannig F Journal article, Original article Demystifying Soft-Error Mitigation by Control-Flow Checking - A New Perspective on its Effectiveness (2017) Schuster S, Ulbrich P, Stilkerich I, Dietrich C, Schröder-Preikschat W Journal article, Original article Global Optimization of Fixed-Priority Real-Time Systems by RTOS-Aware Control-Flow Analysis (2017) Dietrich C, Hoffmann M, Lohmann D Journal article Operating Energy-Neutral Real-Time Systems (2017) Wägemann P, Distler T, Janker H, Raffeck P, Sieh V, Schröder-Preikschat W Journal article, Original article The Perfect Getaway: Using Escape Analysis in Embedded Real-Time Systems (2017) Stilkerich I, Lang C, Erhardt C, Bay C, Stilkerich M Journal article, Original article