Reconfigurable Hardware Generation of Multigrid Solvers with Conjugate Gradient Coarse-Grid Solution (2018) Schmitt C, Schmid M, Kuckuk S, Köstler H, Teich J, Hannig F Journal article, Original article Experiments on Optimizing the Performance of Stencil Codes with SPL Conqueror (2014) Grebhahn A, Kuckuk S, Schmitt C, Köstler H, Siegmund N, Apel S, Hannig F, Teich J Journal article A survey of checkpoint/restart techniques on distributed memory systems (2013) Shahzad F, Wittmann M, Kreutzer M, Zeiser T, Hager G, Wellein G Journal article Hybrid-parallel sparse matrix-vector multiplication with explicit communication overlap on current multicore-based systems. (2011) Hager G, Wellein G, Schubert G, Fehske H Journal article Leveraging shared caches for parallel temporal blocking of stencil codes on multicore processors and clusters (2010) Wittmann M, Hager G, Eitzinger J, Wellein G Journal article Benchmark analysis and application results for lattice Boltzmann simulations on NEC SX vector and Intel Nehalem systems (2009) Zeiser T, Hager G, Wellein G Journal article Data access characteristics and optimizations for SUN ULTRASPARC T2 AND T2+ systems (2008) Hager G, Zeiser T, Wellein G Journal article Optimization and Profiling of the Cache Performance of Parallel Lattice Boltzmann Codes (2003) Pohl T, Kowarschik M, Wilke J, Iglberger K, Rüde U Journal article